We demonstrate a reconfigurable quantum dot gate architecture that incorporates two interchangeable transport channels. One channel is used to form quantum dots and the other is used for charge sensing. The quantum dot transport channel can support either a single or a double quantum dot. We demonstrate few-electron occupation in a single quantum dot and extract charging energies as large as 6.6 meV. Magnetospectroscopy is used to measure valley splittings in the range of 35-70 µeV. By energizing two additional gates we form a few-electron double quantum dot and demonstrate tunable tunnel coupling at the (1,0) to (0,1) interdot charge transition.
We demonstrate a reconfigurable quantum dot gate architecture that incorporates two interchangeable transport channels. One channel is used to form quantum dots and the other is used for charge sensing. The quantum dot transport channel can support either a single or a double quantum dot. We demonstrate few-electron occupation in a single quantum dot and extract charging energies as large as 6.6 meV. Magnetospectroscopy is used to measure valley splittings in the range of 35-70 µeV. By energizing two additional gates we form a few-electron double quantum dot and demonstrate tunable tunnel coupling at the (1,0) to (0,1) interdot charge transition.
PACS numbers: 73. 21 .La, 85.40.-e, 85. 35 .Gv Quantum dots have considerable potential for the realization of spin-based quantum devices.
1,2 Extremely long spin coherence times [3] [4] [5] and the ability to utilize existing fabrication processes make silicon an attractive host material for quantum dot qubits. [6] [7] [8] Existing depletion mode designs use gate electrode patterns that are much larger than the spatial extent of the resulting electron wavefunctions. 9 As a result, it is difficult to precisely control the electronic confinement potential. Successful scaling to a larger number of quantum dots will require fine control of the confinement potential on 20 nm length scales. Accumulation mode designs, 10, 11 where electrons are accumulated under small positively biased gates (instead of depleted using large "stadium" gate designs 12 ) allow control of the confinement potential on a much smaller length scale and merit further development.
In this letter we present a reconfigurable accumulation mode device architecture that utilizes three overlapping aluminum gate layers. The device architecture has two parallel (and interchangeable) transport channels. One of the channels is used to create single and double quantum dots, while the other channel is used to define a charge sensor quantum dot. 13 The natural length scale of this gate architecture is comparable to the resulting dot size, allowing a higher degree of control compared to depletion mode devices.
12 Direct local accumulation also reduces capacitive cross-coupling, simplifying the formation of double quantum dots and tuning of the relevant tunnel rates. The architecture demonstrated here provides a straightforward method for scaling to a larger series array of N quantum dots, with the required number of gate electrodes in each channel growing linearly as 2N +1.
The device is fabricated on an undoped Si/SiGe heterostructure with the growth profile shown in Fig. 1(a) . A SiGe relaxed buffer substrate is grown on a Si wafer by linearly varying the Ge concentration from 0 to 30% over 3 µm. (QW), a 50 nm Si 0.7 Ge 0.3 spacer and a 2 nm protective Si cap. The Si QW is uniaxially strained by the Si/Si 0.7 Ge 0.3 lattice mismatch, breaking the six-fold valley degeneracy.
14, 15 The degeneracy of the two lowest lying valleys is further lifted by quantum confinement in the growth direction. 16 Accumulation mode Hall bar samples fabricated on this wafer yield a two-dimensional electron gas (2DEG) carrier mobility µ = 1.76 × 10 is measured at a magnetic field B = 1.75 T. The 2DEG also undergoes a metal-to-insulator transition (MIT) at a critical density of n c = 0.46 × 10 11 /cm 2 . Both the high electron mobility and low critical density of the MIT are indicative of low disorder in the 2DEG.
17
Electronic confinement in the plane of the QW is achieved using three overlapping layers of Al gate electrodes, as shown in Fig. 1(b) . Overlapping gates allow full control of the confinement potential since no region of the Si surface is left exposed. In addition, the potential is tuned on a 20 nm length scale, limited by the resolution of the electron beam lithography tool. The first layer of aluminum, shown in light blue, serves as a screening layer, and its purpose is to selectively screen out the electric fields formed by the accumulation gates in layers 2 and 3. The result is two parallel transport channels that cross the device from left to right. The second Al layer, shown in red, consists of two plunger gate electrodes in the upper channel (labelled L 1 and R 1 ) and lower channel (labelled L 2 and R 2 ). Source and drain accumulation gates (S 1,2 and D 1,2 , respectively) are also defined in layer 2 and are typically biased at 700 mV to create a Fermi sea of electrons that extends out to n ++ implanted ohmic contacts. Layer 3, shown in green, consists of three gate electrodes per channel, labelled LB 1,2 , MB 1,2 , and RB 1,2 , which are designed to control tunnel barrier heights. A controlled oxidation process is performed after the metallization of each layer to create a thin insulating oxide around the gates, which electrically isolates them from subsequent gate layers.
18,19
Given the symmetry of the design, the upper and lower transport channels are interchangeable. In what follows, we utilize the lower channel to form a charge sensor quantum dot that is sensitive to the electron occupancy of the quantum dots formed in the upper channel. To form the sensor quantum dot we first raise the voltages on all gates in the lower channel until conductance is measured through the channel. The gate voltages V LB2 and V MB2 are then lowered to form tunnel barriers, resulting in a single quantum dot under L 2 . A single quantum dot is formed in the upper channel by performing the same procedure, resulting in a single quantum dot under L 1 . V L1 is then decreased until we achieve few-electron occupancy. The carrier density for this gate voltage configuration is simulated using COMSOL Multiphysics software, 20 as shown in Fig. 1(c) . In principle, an additional quantum dot can be formed under R 1 by lowering V RB1 . Again V R1 is decreased to reduce the electron occupation in the right dot resulting in the simulated carrier density shown in Fig. 1(d) .
We now show that this gate architecture is capable of reaching the few electron regime in both single and double dot modes of operation. The device is characterized in a dilution refrigerator with an electron temperature T e = 40 mK. We first form a single lead quantum dot in the upper channel using gate L 1 as a plunger and gate LB 1 to control the tunnel barrier height. Charge sensing is achieved by forming a single dot in the lower channel under L 2 using LB 2 and MB 2 as barriers. The charge sensor quantum dot is biased on the edge of a Coulomb blockade peak, where the dot conductance is highly sensitive to changes in the local electrostatic potential.
21 Figure 2 (a) shows a charge stability diagram obtained by plotting the derivative of the charge sensor conductance dg s /dV L1 as a function of the voltages V L1 and V LB1 . V L2 is linearly compensated as V L1 and V LB1 are swept to keep the dot biased on the edge of the Coulomb blockade peak. The absence of charge transitions in the lower left corner of the plot indicates that we have reached the N = 0 charge state. Tight electronic confinement is important in Si quantum devices since the effective mass is approximately three times larger than in GaAs. We can estimate the size of the accumulation mode quantum dots from measurements of the charging energy. The spacing between the first two charge transitions in Fig. 2(a) is ∆V L1 = 60 mV. Taking into account the lever-arm conversion between gate voltage and energy α = 0.11 eV/V L1 , this yields a charging energy of 6.6 meV. We estimate the dot size from the capacitance using a disk capacitor model. From the charging energy we extract a capacitance of C = e 2 /E c = 24.3 aF where E c is the charging energy,
22
giving a dot radius of r = C/8 r 0 = 29 nm where r = 11.7 and 0 = 8.85 × 10 −12 F/m. This is consistent with the dot radius of ∼ 30 nm that is predicted using COMSOL. Pulsed-gate spectroscopy data 23 (not shown) yields an orbital energy E orb = 2.5 meV for the N = 1 charge state, which is also consistent with a dot size of r = 29 nm for a particle in a 2D box. By setting the area of the disk equal to the area of a 2D square box with side L (πr 2 = L 2 ), we expect an orbital energy
2 meV where is the reduced Planck's constant, m * = 0.19 m e , and m e is the free electron mass.
15 Lastly, Fig. 2(a) indicates that V LB1 is very effective at tuning the tunnel rate to the source lead of the dot. For example, the N = 0 to 1 and N = 1 to 2 charge transitions show "latching" in the lower left region of the plot when the barrier tunneling rate Γ becomes comparable to the rate at which the gate voltage is rastered. Transitions in the upper right region of the charge stability diagram become lifetime broadened when Γ ∼ k B T /h, here k B is Boltzmann's constant and h is Planck's constant.
24
Unlifted valley degeneracy will introduce orbital decoherence and weaken Pauli blockade, which is used for spin readout in spin-to-charge conversion. 23 It is therefore important to understand the level structure of the quantum dots. Figure 2 Fig. 2(d) is consistent with the red line shown in Fig. 2(b) indicating a change from spin-up filling to spin-down filling at B = 0.35 T. From the lever arm α = 0.11 eV/V L1 and the slope of the charge transition in Fig. 2(c) we measure a g-factor of g =1.9 ± 0.1 and extract a valley splitting of ∆ v = 35 µeV for this dot. Single lead quantum dots were also formed under gates R 1 , L 2 , and R 2 by reconfiguring the device (data not shown here) yielding valley splittings of 35 µeV, 60 µeV, and 70 µeV.
Device tuning requires control of a multi-dimensional parameter space. 28 In depletion mode devices there is significant cross-capacitance between gates 29 which complicates this task. The cross capacitance of adjacent gates can be extracted from the slope of the charge transitions in single dot charge stability diagrams. For example, the data of Fig. 2(a) yield a capacitance ratio of 19%, in reasonable agreement with COMSOL predictions (12% cross capacitance for these gates). The small cross-coupling allows a single dot in the upper channel to be easily converted into a double quantum dot by changing a single gate voltage. Figure 3 (a-d) show charge stability diagrams that are obtained by sweeping V L1 and V R1 . In Fig. 3(a) V LB1 = 200 mV and a single dot is formed under the right plunger gate, R 1 . A tunnel barrier is then formed under LB 1 as its voltage is made more negative, converting the single quantum dot into a double quantum dot. At V LB1 = 0 mV a dot begins to form under L 1 as indicated by the appearance of lifetime broadened charge transitions, see Fig. 3(b) . Further reducing V LB1 strengthens From the slope of a left dot charge transition we extract a right plunger to left plunger capacitance ratio of 24%, which is considerably smaller than the 55% coupling measured in a dual-gate architecture.
30
The ability to tune the tunnel coupling between two dots is an important requirement for spin-based quantum dot qubits. 31 First, it demonstrates control of the confinement potential on short length scales. Second, the interdot tunnel coupling sets the double dot exchange energy J = 4t 2 c /E c 1 . The Hamiltonian at the (1,0)-(0,1) charge transition is given by H = ( /2)σ z + t c σ x where is the detuning, t c is the interdot tunnel coupling and σ i are the Pauli matrices. 32 We demonstrate tunable interdot tunnel coupling in the inset of Fig. 4 , which shows the probability of being in the (0,1) charge state P (0,1) as a function of for three different values of V MB1 . The detuning axis is shown in the main panel of Fig. 4 . These data are fit to the expression
where T e ∼ 40 mK is the electron temperature and Ω = 2 + 4t 2 c is the energy difference of the hybridized charge states. [33] [34] [35] For V MB1 = 285 mV, 2t c < k B T e and the transition is thermally broadened. For V MB1 = 360 and 385 mV values of t c = 5 µeV and 15 µeV are extracted by fitting the data to Eq. (1). For higher values of V MB1 we observe tunnel couplings exceeding 100 µeV.
In conclusion we have demonstrated a reconfigurable device architecture for Si/SiGe that allows the formation of single and double quantum dots. In single dot mode, we extract charging energies as large as 6.6 meV, orbital energies of 2.5 meV, and valley splittings in the range of 35 -70 µeV. With the same device, we have formed a few electron double quantum dot, demonstrating tunable interdot tunnel coupling. The overlapping gate architecture provides a path forward for scaling to larger series arrays of quantum dots.
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